View AWC6323_319712.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

HELP3ETM Dual-band Cellular & PCS CDMA 3.4 V Linear Power Amplifier Module
FEATURES
* * Data Sheet - Rev 2.0 InGaP HBT Technology High Efficiency: 37 % @ +27.6 dBm 22 % @ +16 dBm 11 % @ +10 dBm * * * * * * * * Low Quiescent Current: <4 mA Internal Voltage Regulation Built-in Directional Coupler Common VMODE Control Line Simplified VCC Bus PCB routing Reduced External Component Count Low Profile Surface Mount Package: 1 mm RoHS Compliant Package, 260 oC MSL-3
www..com
AWC6323
AW C
632
3
APPLICATIONS
*
Cell & PCS Dual-band Wireless Handsets and Data Devices for CDMA/EVDO networks.
M47 Package 14 Pin 3 mm x 5 mm x 1 mm Surface Mount Module
CPL_OUT. The 3 mm x 5 mm x 1 mm surface mount package incorporates matching networks optimized for output power, efficiency and linearity in a 50 system.
PRODUCT DESCRIPTION
AWC6323 addresses the demand for increased integration in dual-band handsets for CDMA networks. The small footprint 3 mm x 5 mm x 1 mm surfacemount RoHS compliant package contains independent RF PA paths to ensure optimal performance in both frequency bands, while achieving a 25% PCB space savings compared with solutions requiring two single-band PAs. The package pinout was chosen to enable handset manufacturers to easily route bias to both power amplifiers and simplify control with common mode pins. The device is manufactured on an advanced InGaP HBT MMIC technology offering state-of-the-art reliability, temperature stability, and ruggedness. The AWC6323 is part of ANADIGICS' High-Efficiency-at-Low-Power (HELPTM) family of CDMA power amplifiers, which deliver low quiescent currents and significantly greater efficiency without the need of an external DC-DC converter. Through selectable bias modes, the AWC6323 achieves optimal efficiency, specifically at low- and mid-range power levels where the PA typically operates, thereby dramatically increasing handset talk-time. Its built-in voltage regulator eliminates the need for external switches. This PA has built-in directional couplers for each band, with a common coupler output port
VEN_CELL
1
Bias Control Voltage Regulation
14 GND
RFIN_CELL
2
CPL
13 RFOUT_CELL
VMODE1 3
12 VCC
VBATT 4
11 VCCA
VMODE2 5
10 CPLOUT
RFIN_PCS 6
Bias Control Voltage Regulation
CPL
9 GND
VEN_PCS 7
8
RFOUT_PCS
GND at Slug (pad)
Figure 1: Block Diagram
07/2010
AWC6323
www..com
VMODE1
VMODE2
CPLOUT
Figure 2: Pinout
Table 1: Pin Description
PIN 1 2 3 4 5 6 7 8 9 10 11 12 13 14 NAME VEN_CELL RFIN_CELL VMODE1 VBATT VMODE2 RFIN_PCS VEN_PCS RFOUT_PCS GND CPLOUT VCCA VCC RFOUT_CELL GND DESCRIPTION Enable Voltage for Cell Band RF Input for Cell Band Mode Control Voltage 1 Battery Voltage Mode Control Voltage 2 RF Input for PCS Band Enable Voltage for PCS Band RF Output for PCS Band Ground Coupler Output Port Battery Voltage A Supply Voltage RF Output for Cell Band Ground
2
Data Sheet - Rev 2.0 07/2010
AWC6323
ELECTRICAL CHARACTERISTICS
Table 2: Absolute Minimum and Maximum Ratings
PARAMETER Supply Voltage (VBATT, VCC, VCCA) Mode Control Voltage (VMODE1, VMODE2) Enable Voltage (VEN_CELL, VEN_PCS) RF Input Power (PIN) Storage Temperature (TSTG) MIN 0 0 0 -40 MAX +5 +3.5 +3.5 +10 +150
www..com
UNIT V V V dBm C
Stresses in excess of the absolute ratings may cause permanent damage. Functional operation is not implied under these conditions. Exposure to absolute ratings for extended periods of time may adversely affect reliability.
Table 3: Operating Ranges
PARAMETER Operating Frequency (f) Supply Voltage (VCC and VBATT) Enable Voltage (VEN) Mode Control Voltage (VMODE1, VMODE2) Cellular RF Output Power (POUT) CDMA, HPM CDMA, MPM CDMA, LPM PCS RF Output Power (POUT) CDMA, HPM CDMA, MPM CDMA, LPM Case Temperature (TC)
MIN 824 1850 +3.2 +1.35 0 +1.35 0 +27.1 (1) +27.4 (1) -30
TYP +3.4 +1.8 +1.8 27.6 16 10 +27.9 16 10 -
MAX 849 1910 +4.2 +3.1 +0.5 +3.1 +0.5 +90
UNIT MHz V V V
COMMENTS Cellular PCS
PA "on" PA "shut down" High State Voltage Low State Voltage
dBm
CDMA 2000, RC-1
dBm
CDMA 2000, RC-1
C
The device may be operated safely over these conditions; however, parametric performance is guaranteed only over the conditions defined in the electrical specifications. Notes: (1) For operation at VCC = +3.2 V, POUT is derated by 0.5 dB.
Data Sheet - Rev 2.0 07/2010
3
AWC6323 Table 4a: Electrical Specifications - Cellular Band (BC 0) www..com (TC = +25 C, VBATT = VCC = +3.4 V, VEN_CELL = +1.8 V, 50 system, CDMA2000 RC-1 waveform)
PARAMETER MIN 25 14 8 34 18 8 TYP 27 17 11.5 -51 -52 -50 -61 -63 <-68 37.5 23 11.5 3.5 <0.05 1 <0.1 -133 -138 -43 -50 22 MAX 30 19 14 -46.5 -46.5 -46.5 -57 -57 -57 6 0.1 2 0.15 -131 -135 -30 -30 2:1 UNIT COMMENTS VMODE1 0V 1.8 V 0/1.8 V 0V 1.8 V 0/1.8 V 0V 1.8 V 0/1.8 V 0V 1.8 V 0/1.8 V VMODE2 1.8 V 1.8 V 0V 1.8 V 1.8 V 0V 1.8 V 1.8 V 0V 1.8 V 1.8 V 0V POUT +27.6 dBm +16 dBm +10 dBm +27.6 dBm +16 dBm +10 dBm +27.6 dBm +16 dBm +10 dBm +27.6 dBm +16 dBm +10 dBm
Gain Adjacent Channel Power at 885 kHz offset (1) Primary Channel BW = 1.23 MHZ Adjacent Channel BW = 30 kHz Alternate Channel Power at 1.98 MHz offset (1) Primary Channel BW = 1.23 MHZ Adjacent Channel BW = 30 kHz Power-Added Efficiency (1)
dB
dBc
dBc
%
Quiescent Current (Icq) Mode Control Current Battery Current Enable Current Noise in Receive Band(2) Harmonics 2fo 3fo, 4fo Input Impedance Coupling Factor
mA mA mA mA dBm/Hz
through VCC pins, VMODE1 = 0/1.8 V, VMODE2 = 0 V through VMODE pins, VMODE1= 0/1.8 V, VMODE2 = 0 V through VBATT pin, VMODE1 = 0/1.8 V, VMODE2 = 0 V through VEN_CELL pin VMODE1 = 0 V, VMODE2 = 1.8 V, VMODE1 = VMODE2 = 1.8 V
dBc VSWR dB
POUT < +27.6 dBm
4
Data Sheet - Rev 2.0 07/2010
AWC6323 Table 4b: Electrical Specifications - Cellular Band (BC 0) www..com (TC = +25 C, VBATT = VCC = +3.4 V, VEN_CELL = +1.8 V, 50 system, CDMA2000 RC-1 waveform)
PARAMETER MIN TYP MAX UNIT COMMENTS VMODE1 VMODE2 POUT
Spurious Output Level (all spurious outputs)
-
-
-65
dBc
POUT < +27.6 dBm In-band Load VSWR < 5:1 Out-of-band Load VSWR < 10:1 Applies over all operating conditions Applies over full operating conditions
Load mismatch stress with no permanent degradation or failure
Notes: (1) PAE and ACP measured at 836.5 MHz. (2) 869 MHz to 894 MHz.
8:1
-
-
VSWR
Data Sheet - Rev 2.0 07/2010
5
AWC6323 Table 5a: Electrical Specifications - PCS Band (BC 1) www..com (TC = +25 C, VBATT = VCC = +3.4 V, VEN_PCS = +1.8 V, 50 system, CDMA2000 RC-1 waveform)
PARAMETER MIN 24.5 10 7 33 18 8 TYP 26.5 13.5 10 -51 -52 -52 -56 -59 -63 36.5 21 11 3.5 0.05 1 <0.1 7 MAX 30 16 13 -46.5 -46.5 -46.5 -54 -54 -54 6 0.1 2 0.15 16 UNIT COMMENTS VMODE1 0V 1.8 V 0/1.8 V 0V 1.8 V 0/1.8 V 0V 1.8 V 0/1.8 V 0V 1.8 V 0/1.8 V VMODE2 1.8 V 1.8 V 0V 1.8 V 1.8 V 0V 1.8 V 1.8 V 0V 1.8 V 1.8 V 0V POUT +27.9 dBm +16 dBm +10 dBm +27.9 dBm +16 dBm +10 dBm +27.9 dBm +16 dBm +10 dBm +27.9 dBm +16 dBm +10 dBm
Gain Adjacent Channel Power at 1.25 MHz offset (1) Primary Channel BW = 1.23 MHZ Adjacent Channel BW = 30 kHz Alternate Channel Power at 1.98 MHz offset (1) Primary Channel BW = 1.23 MHZ Adjacent Channel BW = 30 kHz Power-Added Efficiency (1)
dB
dBc
dBc
%
Quiescent Current (Icq) Mode Control Current Battery Current Enable Current Total Decoder Current on VBATT (in Shutdown mode) Total PA Leakage Current on VCC (in Shutdown mode) Noise in Receive Band(2) Harmonics 2fo 3fo, 4fo Input Impedance Coupling Factor
mA mA mA mA A
through VBATT and VCC pins, VMODE1 = 0/1.8 V, VMODE2 = 0 V tthrough VMODE pins, VMODE1 = 0/1.8 V, VMODE2 = 0 V through VBATT pin, VMODE1 = 0/1.8 V, VMODE2 = 0 V through VEN_CELL pin VBATT = +4.2 V, VCC = +4.2 V, VEN_CELL = 0 V, VMODE1 = 0 V, VMODE2 = 0 V VBATT = +4.2 V, VCC = +4.2 V, VEN_CELL = 0 V, VMODE1 = 0 V, VMODE2 = 0 V VMODE1 = 0 V, VMODE2 = 1.8 V VMODE1 = VMODE2 = 1.8 V
-
1 -133 -137 -41 -50 22
5 -131 -134 -30 -30 2:1 -
A
dBm/Hz
dBc VSWR dB
POUT < +27.9 dBm
6
Data Sheet - Rev 2.0 07/2010
AWC6323 Table 5b: Electrical Specifications - PCS Band (BC 1) www..com (TC = +25 C, VBATT = VCC = +3.4 V, VEN_PCS = +1.8 V, 50 system, CDMA2000 RC-1 waveform)
PARAMETER MIN TYP MAX UNIT COMMENTS VMODE1 VMODE2 POUT
Spurious Output Level (all spurious outputs)
-
-
-65
dBc
POUT < +27.9 dBm In-band Load VSWR < 5:1 Out-of-band Load VSWR < 10:1 Applies over all operating conditions Applies over full operating conditions
Load mismatch stress with no permanent degradation or failure
8:1
-
-
VSWR
Notes: (1) ACPRs and Efficiency measured at 1880 MHz. (2) 1930 MHz to 1990 MHz.
Data Sheet - Rev 2.0 07/2010
7
AWC6323
APPLICATION INFORMATION
To ensure proper performance, refer to all related Application Notes on the ANADIGICS web site: http://www.anadigics.com Shutdown Mode The power amplifier may be placed in a shutdown mode by applying logic low levels (see Operating Ranges table) to the VENABLE and VMODE voltages.
www..com
Bias Modes The power amplifier may be placed in Low, Medium or High Bias modes by applying the appropriate logic level (see Operating Ranges table) to the VMODE1, and VMODE2 pins. The Bias Control table lists the recommended modes of operation for various applications.
Table 6: Bias Control
APPLICATION CDMA - low power (Low Bias Mode) CDMA - med power (Medium Bias Mode) CDMA - high power (High Bias Mode) Shutdown POUT LEVELS < +10 dBm > 8 dBm < +16 dBm > +16 dBm BIAS MODE Low Med High Shutdown VEN +1.8 V +1.8 V +1.8 V 0V VMODE1 +1.8 V 0V 0V VMODE2 0V +1.8 V +1.8 V 0V VCC 3.2 - 4.2 V 3.2 - 4.2 V 3.2 - 4.2 V 3.2 - 4.2 V VBATT > 3.2 V > 3.2 V > 3.2 V > 3.2 V
VEN_CELL
1
Bias Control Voltage Regulation
14
RFIN_CELL
(1)
2
CPL
13
68 pF
RFOUT_CELL
VMODE1
3
12
1000 pF
VCC
VBATT
2.2 F
68pF
4
11
1000 pF 2.2 F
VMODE2
5
10
CPLOUT
RFIN_PCS
(1)
6
Bias Control Voltage Regulation
CPL
9
VEN_PCS
7
8
33 pF
RFOUT_PCS
GND at Slug (pad)
Note: (1) Add blocking cap if DC voltage is present on input pin.
Figure 3: Application Circuit
Data Sheet - Rev 2.0 07/2010
8
AWC6323
PACKAGE OUTLINE
www..com
Figure 4: Package Outline - 14 Pin 3 mm x 5 mm x 1 mm Surface Mount Module
Pin 1 Identifier
Date Code YY= Year WW= Work Week
6323R LLLLNN CC YYWW
Part Number Lot Number Country Code
Figure 5: Branding Specification
Data Sheet - Rev 2.0 07/2010
9
AWC6323
ORDERING INFORMATION
ORDER NUMBER TEMPERATURE RANGE -30 C to +90 C PACKAGE DESCRIPTION RoHS Compliant 14 Pin 3 mm x 5 mm x 1 mm Surface Mount Module RoHS Compliant 14 Pin 3 mm x 5 mm x 1 mm Surface Mount Module
www..com
COMPONENT PACKAGING
AWC6323RM47Q7
Tape and Reel, 2500 pieces per Reel
AWC6323RM47P9
-30 C to +90 C
Partial Tape and Reel
ANADIGICS, Inc.
141 Mount Bethel Road Warren, New Jersey 07059, U.S.A. Tel: +1 (908) 668-5000 Fax: +1 (908) 668-5132 URL: http://www.anadigics.com
ANADIGICS, Inc. reserves the right to make changes to its products or to discontinue any product at any time without notice. The product specifications contained in Advanced Product Information sheets and Preliminary Data Sheets are subject to change prior to a product's formal introduction. Information in Data Sheets have been carefully checked and are assumed to be reliable; however, ANADIGICS assumes no responsibilities for inaccuracies. ANADIGICS strongly urges customers to verify that the information they are using is current before placing orders.
IMPORTANT NOTICE
ANADIGICS products are not intended for use in life support appliances, devices or systems. Use of an ANADIGICS product in any such application without written consent is prohibited.
WARNING
10
Data Sheet - Rev 2.0 07/2010

▲Up To Search▲

Price & Availability of AWC6323

	To Download AWC6323 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .